Abstract
I. INTRODUCTION
The growth (G) and disappearance (D) faults in the combinational function of a circuit form. a subset of the faults normally modeled in the programmable logic array (PLA) implementation [12] . It is known that the tests for G and D faults cover all stuck faults in any two level implementation of the combinational logic [8] . For certain synthesis styles [7, 111 , these tests will also cover all single stuck faults in the multi-level combinational circuit.
The main contributions of this paper are the theoretical validation of the G and D fault model and the experimental results on a broad range of synthesized circuits. We model the combinational logic at the functional level by its personality matrix (PM) and employ an efficient cube based test generation algorithm to obtain test sequences for G andl D faults in the FSM. A time frame expansion technique is used [l] . The functional test sequences provide a high coverage of stuck faults in the algebraically synthesized multi-level circuit. Our recent research [8, 131 has shown the feasibility of this approach. There are cases like the arithmetic or parity functions where the number of cubes in the two level sum of products form is exponential in the number of primary inputs. Our method, presently will not handle these cases efficiently. However, the technique can be extended to large gate level combinational and sequential circuits if we partition them into interconnection of moderately sized functional blocks. Such an approach is under investigation.
FAULT COVERAGE THEOREMS
The primary usefulness of G and D faults stems from their ability to model stuck faults in irredundant two-level circuits and a certain class of multilevel combinational circuits as shown by the following results available in the literature:
(i) All single stuck faults in an irredundant itwolevel single or multiple output circuit are detected by the tests for G and D faults of the equivalent PLA, provided the tests set each primary output to (3 at least once 1 [9] .
(ii) In an irredundant two-level circuit in which all single stuck faults are detectable, the test vectors for all single stuck faults will also detect all multiple stuck faults, provided we can find an ordering z1 . . . zq among the q output functions such that all stuck fa,ults in the sublcircuit feeding output z j are detected via one or more outputs z1.. . z, (1 5 z 5 j 5 q ) [9] . This result, together with result (i) implies that the test vectors that detect all single G and D faults in the equivalent PLA, will detect all multiple stuck fa,ults in the irredundant two-level multiple output circuit provided tlhe vectors conform to an output ordering constraint. Such a constraint can be easily satisfied by any test, generator.
(iii) If we only use algebraic factorization of the minimized irredundant two-level single QU tput Boolean function to realize a multi-level circuit, then all multiple faults in the multi-level circuit will be testable [7] . Also, the test vectors that detect all single stuck faults in the irredundant two-level single output circuit will cover all single and multiple stuck faults in the synthesized multi-level circuit.
(iv) Testability preserving transformations consisting of algebraic factorization, applied to any prime and irredundan t Combinational circuit preserve single fault testability [ll] . This means that the tests for all single stuck faults in the original circuit will cover all single stuck faults in the synthesized (transformed) circuit.
Our main results follow next. of N1 will cover all single and multiple stuck faults in the multi-level combinational circuit N3, synthesized using testability preserving transformations.
Theorem 1 is not directly applicable to sequential circuits or finite state machines (FSM) as the results (i) through (iv) of the previous section are valid only for combinational circuits. It should be noted that the tests for G and D faults of the PM of an FSM do not guarantee a complete coverage of all single stuck faults on those primary inputs (PI) and present state (PS) stem lines that have fanouts reconverging only at the next state (NS) lines, and the multiple stuck faults in the equivalent two-level (AND-OR) FSM. This is due to the fact that these PI and PS stem faults and the multiple stuck faults can be masked in the reconvergence structure across the time frames in an Iterative Logic Array (ILA) model of the FSM. If, however, the G and D fault tests of a single output minimized PM of an FSM cover all single stuck faults of an equivalent two-level (AND-OR) FSM, then these tests will also cover all single stuck faults of the multi-level FSM whose combinational portion is synthesized using testability preserving transformations. For complete single stuck fault coverage of the synthesized FSM, in addition to the single G and D faults a few of the multiple G and D faults that are equivalent to the PI/PS stem faults may have to be considered for test generation (only if they are not already covered by the single G and D tests). Test generation for multiple G and D faults in our cube based algorithm is as simple as test generation for single G and D faults. Introduction of multiple G and D fault involves changing of more than one bit in the PM for the faulty FSM. This multiple fault is introduced only during justification and propagation, whereas for the activation vector any of the tests for the constituent single G or D fault will be sufficient to activate the multiple fault. Proof: By results (i) and (ii) the single G and D faults of a single output minimized P M will cover all single and multiple faults in the equivalent two-level AND-OR combinational circuit. This is because the output ordering requirement is implicitly satisfied by a single output minimized PM, as there are no shared product terms.
Let N1 be a single output minimized P M and N2 the equivalent two-level AND-OR circuit. The multilevel circuit N3 is synthesized from N1 using only algebraic transformations. According to Theorem 1, the vector set T1 that detects all single G and D faults in N1, will also detect all multiple G and D faults in N1 and all single and multiple stuck faults in N2 and N3, as every fault in N3 has an equivalent fault in N2 [7, 111 . Now flip-flops are added to N1, N2 and N3 to form sequential circuits. Some of the PIS which are transformed to PS inputs become non-controllable and some of the POs which are transformed into NS outputs become non-observable in a single time frame. Now the single G and D fault test set for FSM N1 does not guarantee to cover all multiple G and D faults as these faults may get masked in the fanout reconvergence structure across time frames in the ILA model of the FSM.
The vector set T (derived for N1) consists of excitation vectors for all faults (single and multiple) in FSMs N2 and N3. The state transition graphs (STGs) for FSMs N1, N2 and N3 are identical for the good circuits. For every single fault f 3 in FSM N3 there is an equivalent single fault f 2 in FSM N2 [ll] , and an equivalent single G or D fault fl (or a multiple G and D fault for the PI/PS stems that have fanouts) in FSM N1. If tl is the excitation vector in T for fl, tl is also the excitation vector for f 2 and f3. The STG with f3 for FSM N3 is exactly the same as the STG with f2for FSM N2, and the STG with fl for FSM N1.
Therefore if PS of tl can be justified in FSM N1, it can also be justified in FSMs N2 and N3, and the jus- 
SYNTHESIZED COMBINATIONAL CIIXCUITS
We have implemented a cube based test generation and fault simulation program, GDCOMB, in C language as explained in [13] .
We employed GDCOMB to derive tests from the personality matrix description of the combinational portion of 10 of the MCNC synthesis benchmark FSMs. These results are given in [3] . While both test generators could cover all faults, the run times of GDCOMB are significantly better. Vector sets of Gentest are, however, smaller. This is because the vector sets of GD-COMB are independent of the implementation. Such implementation-independent tests can also be derived from Gentest if vectors are generated for all single stuck faults in two-level AND-OR circuits. The fault set size and vector set size then will be comparable to those of the G-D faults and GDCOMB tests but the run time of Gentest will be even higher than that given in Table 1 . The use of test vectors generated from two-level AND-OR description was suggested by Dave and Pate1 [ 5 ] .
The multi-level combinational circuits were synthesized from the single-output minimized two-level description, employing algebraic factorization and a rrimple technology mapping scheme that uses only primitive gates of up to four inputs and inverters. The synthesis system MIS [2] was used in our experiments. Since on1.y testability preserving transformations [7, 111 were employed, the 100% fault coverage was expected. The two-level and multi-level cornbinational circuits of the FSMs were irredundant with respect to single stuck faults.
PV. SYNTHESIZED FSMs
We use an extension of the PLA test generation method to derive tests for the G and D faults in the FSM. We sandwich the combinational test vector between the state justification and fault propagation sequences to obtain a complete test sequence for the G or We developed a C program, GDSEQ, t o generate test sequences for PLA based FSMs and general sequential circuits whose combinational function can be obtained in personality matrix form. We experimented on 10 of the synthesis benchmark FSMs. The characteristics of these circuits are shown in Table 2 . These circuits were available as symbolic state tables. The combinational portions of these FSMs were obtained by synthesis using MIS [2] , performing only algebraic factorization, after state assignment. The last four circuits in Table 2 were state minimized before state assignment and synthesis. This was done to show that state minimization improves testability of the FSM, and is evident from the results which give 100% stuck fault coverage. The lower G and D fault coverage in Planet is due to propagation failures.
The results obtained from GDSEQ are given in Table 3. GDSEQ generated test sequences for all G and D faults in 5 of these circuits. The coverage of G and D faults in other circuits was lower due to various reasons like sequential redundancy, the value of time frame limit, and the backtrack time limit used in justification stage of the program. As stated earlier, a power-up reset was assumed only at the beginning of the test sequence.
Next, the GDSEQ vectors were used to simulate all collapsed single stuck faults in the multi-level gate implementations of FSMs. A differential fault simulator [4] was used for fault simulation. As shown in Table 3 , these vectors gave 100% fault coverage for 6 of the synthesis benchmarks. The lower stuck fault coverages for the remaining circuits is due to reasons like lower G and D fault coverage by GDSEQ, sequential redundancies in the FSM, and some of the PI/PS stem faults not being covered by the functional vectors.
It should be noticed that the stuck fault coverage is always higher than that of the G and D fault coverage. The useful vectors given in Table 3 were obtained when the vector set was truncated after the detection of the last fault. For comparison, the coverage of a set of random vectors having the same number of vectors as the useful vectors is also given in Table 3 . The random vector coverage is consistently lower.
We used the sequential test pattern generator Gentest [3] to verify the efficiency of GDSEQ. Gentest is a gate-level test generator and uses the time frame expansion method. It has a differential fault simulator [4] to remove detected faults from the fault list after a test sequence is generated for a target fault. We generated test sequences for stuck faults using Gentest in the multi-level implementakions of FSMs. The vector set size, fault coverage (ffor detected faults), and CPU times for Gentest on SUN Sparc 2 are given in Table 3 . Here also power up reset is assumed. It may be seen that the stuck fault coverage of functional vectors is always equal or higher than the stuck fault coverage obtained by Gentest vectors. Further, the CPU time for GDSEQ (including time to simulate the functional vectors) is far less than the test generation time taken by Gentest. GDSEQ turns out to be 66 to 1152 times faster on these circuits. Tables 4-6 give results for some larger circuits obtained in the Berkeley Logic Interchange Format (BLIF). These are networks of interconnected functional blocks, each described as a single output sum of products. We used MIS to convert BLIF t o a single PM by the functions read-blif and write-pla. The circuit parameters after synthesis using algebraic transformations are indicated as number of gates and stuck faults in Table 5 . Table 4 give results of GDCOMB for the combinational parts of the FSMs. Even though the time taken per vector by GDCOMB is better than Gentest for s953, scf and sbc, in overall time GD-COMB performs worse as the ratio of G and D faults to stuck faults becomes large.
v. LARGE CfRCUITS
In Table 6 , we give results of GDSEQ for these FSMs. As these circuits require large amounts of CPU time and memory we ran GDSEQ considering one out of every ten faults for test generation but all faults for fault simulation. Table 6 also shows the stuck fault coverage of functional vectors in the synthesized circuit, which again is higher than the coverage of functional faults. Here scf is the only FSM where GDSEQ performs better than Gentest. In all other cases the ratio of G and D faults to stuck faults, and the ratio of product terms to number of gates is high. Gentest performs better in such cases.
The lower G and D fault coverages in Tables 3 and   6 are due to failures in propagation, as our implementation of the propagation algorithm is not complete. The time frame limit for justification and propagation is also a limiting factor in obtaining higher fault coverages. The number of vectors generated by GD-COMB and GDSEQ can be reduced by compaction techniques [lo] , but it will remain higher than the number of stuck fault tests, which are implementation dependent.
VI. CONCLUSION
We have shown theoretically that the G and D fault model is capable of guaranteeing a high coverage of stuck faults in combinational and sequential circuits synthesized employing algebraic transformations. The functional fault model also allows us to generate tests that are independent of the specific logic implementation. A major advantage of this approach is that functional test generation combined with fault simulation is considerably faster than gate level algorithms that target stuck faults in a specific implementation.
For the relatively few stuck faults that may not be detected by the functional test sequence, it is possible to generate additional tests using any gate level sequential circuit test generator. However, our results also show that, when the ratio of G and D faults to stuck faults is high, this method is not efficient. In such cases, partitioning into an interconnection of small personality matrices may be better, and that is the objective .for our future research.
